INTRODUCTION
Nowadays, there is huge requirement of low cost, low power consumption and increased performance for devices such as the mobile phone adapters, Personal Digital Assistants (PDA), digital cameras, audio devices such as MP3 players and video equipments such as Digital Video Disk (DVD), High Definition Digital Television (HDTV) and other products. ADCs are used for converting the analog to digital data in these applications and hence, power and performance of ADCs play a major role in all these devices [1] , [5] , [7] , [8] . An analog input signal sensed from the "outside world" is converted to digital data for further processing [9] . The data converters act as an interface between analog input signal and digital output data (either 0 or 1). This analog input is a signal defined over a continuous amplitude and time range. The ADC takes the analog signal and gives a digital representation which is defined over a finite set of values in amplitude and time. The digital output of the ADC is further processed with Digital Signal Processors (DSP) or microcontrollers depending on the application. The increasing sophistication of System-on-Chip (SOC) architectures requires highly reliable and low power analog to digital converter (ADC) [4] . Over the past few decades, there is a reduction of feature size in CMOS technology along with the decrease in supply voltage. Therefore, this provides a challenge for mixed signal systems.
The need for low power dissipation systems has motivated the development of power efficient designs. The most challenging part is to maintain the high performance while attempting to reduce the power consumption.
COMPARATOR
In this section, the discussion is focused on the Comparator, is the one of the basic building block in analog to digital converters. The electrical function of a comparator is to generate an output voltage with a value high (1) or low (0) depending on whether the input signal is greater than reference signal or lesser than the reference signal respectively. We can have two different types of input: voltage or current [3] . In the case of voltage, the input voltage is measured with respect to a given reference level. In various types of analog-to-digital converter, the comparator is the most important part of the circuit. The comparator compares an analog signal with another analog signal or reference and generates a binary output signal on the comparison. In analogto-digital conversion process, it is first necessary to sample the input. This sampled signal is then applied to a combination of comparators to determine the digital equivalent of the analog signal. In its simplest form comparator can be considered as a 1-bit Analog-to-Digital Converter.
Design of Comparator
The comparator is an essential component to determine the accuracy of data converters. The power dissipation, supply voltage scaling, resolution, input range and offset are the main constraints in any CMOS comparator design. Latched comparators are used extensively in analog and mixed signal circuits to compare two analog voltages and to generate a binary output. The comparator design used in this work has low power consumption as it compares only when the clock pulse is applied to it. Figure 1 shows the proposed timedomain comparator [2] which consists of two differential voltage-controlled delay lines (VCDLs) and a binary phase detector. The VCDLs correspond to the differential input stage of the comparator. Figure 1 
DIGITAL TO ANALOG CONVERTER (DAC)
A digital-to-analog converter (DAC) receives a digital code at the input and generates an analog output signal that is a fraction of the full analog range set by a reference. The input to the DAC is the N bit digital word and the reference signal. The reference signal is scaled depending upon the binary equivalent (either 0 or 1). Depending on the architecture, the reference can be treated as a current, voltage, or charge quantity. The total number of input combinations that can be applied to DAC is 2 N . For 12 bit resolution the numbers of input combinations are 4096. Thus, a converter with N bit resolution must be able to map a change of 1 2 N part of analog output voltage. The output voltage of the DAC is limited by the reference voltage.
Design of Capacitor array DAC
The conventional binary weighted capacitor array has limitation for higher resolution due the larger capacitor ratio from MSB capacitor to LSB capacitor. Due to this matching accuracy of components becomes less as the ratio of MSB capacitor to LSB capacitor increases. Another problem with this architecture is the large area requirement because of the large values of capacitors used. Due to the charging of large capacitor values the amount of delay is increased to produce a analog output voltage from the applied given digital word. To eliminate this problem, one technique can be applied known as split capacitor technique [10] , [11] . The charge scaling architecture provides good accuracy and small size of MSB capacitors. The value of split capacitor (attenuation capacitor) can be obtained as
= .
Where C is the unit capacitor, C s is the attenuation/scaling capacitor, C = 100.276fF, C s = 101.674fF.
Switch circuit of DAC
The most widely-used solution to deal with the voltagedrop problem of pass transistors (NMOS and PMOS) is the use of transmission gates [6] . It builds on the complementary properties of NMOS and PMOS transistors. For low-voltage operation, the transistor switches need maximum gate overdrive (i.e., VDD − |V th |). To achieve this, the voltage references must be selected as VDD and ground for the PMOS and NMOS transistors, respectively. Figure 4 shows the schematic of the switch circuit of digital-to-analog converter.
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SUCCESSIVE APPROXIMATION REGISTER-CONTROL LOGIC
The important building block of the successive approximation analog-to-digital converter is successive approximation register (SAR) also known as the Control Logic. This block generates the control signal for the sample and hold block (SH) and simultaneously this SH signal is applied to DAC to reset all the capacitors used in the charge scaling DAC. Then sequence of binary 1s and 0s are applied to DAC so as to generate a specific analog voltage for the input digital bit. The Control Logic block as shown in Figure 6 comprises of a 
Schematic Results
Transient response when comparator output is zero
Simulations & Performance analysis 5.1 Process Corner Analysis
Process corner simulation deals with the variation in process parameters such as threshold voltage, mobility and metal oxide thickness. As integrated circuit device geometries shrink and clock speed increase, the extraction of parasitic resistance, capacitance assumes an important role in physical verification and the production of the successful silicon. The naming convention for process corners is to use the two letters, where first letter refer to the NMOS corner and second letter refer to the PMOS corner. The whole circuit is simulated and tested at all the available process corners between the temperature range of -25 to 120 with a typical mean temperature of 25 .
Process Corner simulation for time domain comparator
Process Corner simulation for control logic
Power Dissipation
The dynamic power dissipation accounts for almost 90% of the overall power dissipation of the circuit while the contribution of static power is only 10%. Hence, dynamic power has been calculated for the SAR ADC circuit as = × where T stop is the time limit for calculation; VDD is the high voltage; I mag is the magnitude of the current delivered by the power supply. The Power Consumption of the SAR ADC is 375 . The heading for subsubsections should be in Times New Roman 11-point italic with initial letters capitalized.
Comparision with recent SAR ADC found in literature
CONCLUSION
This work has been carried out to design the successive approximation analog-to-digital converter so as to obtain a highly accurate circuit with minimum circuit blocks. All the blocks of ADC are designed such that they should settle within 0.25LSB value. The whole circuit is operated at a supply voltage of 3.3V. The power dissipation of the designed SAR ADC is 375μW. It is operated at a clock frequency of 0.2MHz. For the completion of 1 cycle of operation 14 clock cycles are required. The additional digital circuit is used for sequence generation so as to implement the binary search algorithm for the SAR ADC designed.
